Su, J.-W., Si, X., Chou, Y.-C., Chang, T.-W., Huang, W.-H., & Tu, Y.-N., et al.. 2020, 15.2 a 28nm 64kb inference-training two-way transpose multibit 6t sram compute-in-memory macro for ai edge chips. Paper presented at 2020 IEEE International Solid-State Circuits Conference-(ISSCC). |
|